Home
Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis / Edition 1
Barnes and Noble
Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis / Edition 1
Current price: $109.99
![Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis / Edition 1](https://prodimage.images-bn.com/pimages/9780792394549_p0_v2_s600x595.jpg)
![Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis / Edition 1](https://prodimage.images-bn.com/pimages/9780792394549_p0_v2_s600x595.jpg)
Barnes and Noble
Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis / Edition 1
Current price: $109.99
Size: OS
Loading Inventory...
*Product information may vary - to confirm product availability, pricing, shipping and return information please contact Barnes and Noble
Timing research in high performance VLSI systems has advanced at a steady pace over the last few years, while tools, especially theoretical mechanisms, lag behind. Much present timing research relies heavily on timing diagrams, which, although intuitive, are inadequate for analysis of large designs with many parameters. Further, timing diagrams offer only approximations, not exact solutions, to many timing problems and provide little insight in the cases where temporal properties of a design interact intricately with the design's logical functionalities. This book presents a methodology for timing research which facilitates analysis and design of circuits and systems in a unified temporal and logical domain. In the first part, we introduce an algebraic representation formalism, Timed Boolean Functions (TBF's), which integrates both logical and timing information of digital circuits and systems into a single formalism. We also give a canonical form, TBF BDD's, for them, which can be used for efficient manipulation. In the second part, we apply Timed Boolean Functions to three problems in timing research, for which exact solutions are obtained for the first time: 1. computing the exact delays of combinational circuits and the minimum cycle times of finite state machines, 2. analysis and synthesis of wavepipelining circuits, a high speed architecture for which precise timing relations between signals are essential for correct operations, 3. verification of circuit and system performance and coverage of delay faults by testing.